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Synopsis
An asynchronous delay line for PAM signal having controlled delay capa-
bility is proposed. The delay line in a cascaded chain of identical memory
cells. Each sample of the sequence of the input PAM signals passes or is
shifted in particular cell depending on whether the succeeding cell is empty
or not. A cell is composed of two memory capacitors with the peripheral
control circuits. In this paper, especially, an example of the circuit for cell
is shown and its several characteristics are discussed. At the end, some
experimental results are given.
§ 1. Introduction
In the binary systems, some elastic memory
units have been used to equalize with the diff-
erent data-transmission systems having various
data transfer rate. These are applicable to
PAM systems by means of converting the
signal to binary code, but the associated
circuits to encode and decode become very
complicated. Described in this paper\) is a
variable delay line dealing with PAM signal
directly.
The delay line is composed of a cascaded
chain of identical memory cells. It has many
merits as follows.
(I) The delay time can be easily controlled
by write pulse and read pulse without using
any external circuits.
(2) The delay line has the ability of phase
comparison.
(3) In case that one of write pulse and read
pulse run over the other, the lack of signal is
limited to only one. On the other hand,
distortion and noise in each cell are accumul-
ated in the output because of casqded connec-
tion. Therefore, it is speciall ysuitable to the
application requiring the memory of compa-
rably small capacity. Some of the applications
are synchronization, suppression of jitter,
insertion or removal of the codes in PAM
systems and so on. In the following chapters
the principle and characteristics of the memory
cells for the delay line will be made clear.
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§ 2. Principle of tnetnory cell
2.1 Majority decision logic circuit for
PAM signal.
Fig. I (a) shows the composition of the
(a)
input I I input 2 I output
0 0 0
0 I *
I 0 *
I I I
(b)
Mark * shows that out-put is remained unchanged.
Fig. I A memory cell for binary code.
(a) Composition of cell.
(b) Truth table.
memory cell in an asynchronous delay line for
binary code and Fig. 1 (b) shows the truth
table of the majority decision logic circuit used
III the cell (C t element). Majority decision
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logic circuit for PAM signal(Cm element) shown
in Fig. 2 has the same logical function as C t
+E
these cells, the input impedance of each cell
becomes overload for the previous stage. Fig. 3
Va
x
y
D, R
z
y
(1) Fig.4 Basic buffer amplifier.
Fig. 2 Basic majority decision logic circuit.
element. The input control signals X and Y
take Vs or E (Vt> VB) and the input signal Va
varies the value between Vs and Vt• In the
succeeding description, Vs and E correspond
logically to 0 and 1 respectively. When X= Y
= V. the capacitor C is discharged to V. thro-
ugh the transmission gate and Z is fixed to Vs.
When one of X and Y becomes 1, Z is still
remained to V" because the diode Ds and D 1
or D3 are cut off. If both X and Y becomes
1, charging of the capacitor C starts toward E
and stops when Z coincides with the input
PAM signal. Here, the storaged signal is not
discharged, untill both X and Y becomes 0
(V.) again. The signal X is synchronized with
the leading edge of the input PAM signal.
Accordingly, regarding X, Y and Z as the
input 1, input 2 and out-put in the truth table
of Fig. 1 (b) respectively, it is found that C m
element has the same logical function as C t
element. The maximum time t rm and tIm requi-
red to charge and discharge PAM signal are
given as Eq. (1).
Fig. 3 Improved em element.
shows an improved circuit (Cm element) using
transistors in place of diodes. In this circuit,
the impedance is increased to (1 times without
the sacrifice of the time constants to charge
and discharge memory capacitor C.
2.3 Buffer atnplifier
I t is necessary to reduce the above-mentioned
time constants for speeding up. One of the
ways to achieve this purpose is to reduce the
capacitance of the capacitor C and add a
buffer amplifier with unity gain at the output.
The simplest buffer amplifier using complime-
ntary transistor is shown in Fig. 4. If a s of
both transistors are equal, the input impedance
R i is given approximately in Eq. (2).
2.2 Itnprovetnent of input itnpedance
of tnetnory cell circuit (2)
In the circuit of Fig. 2, the input impedance
is determined by the current flowing through However, in case of small capacitance, the
the diodes. In case of cascaded connection of discharge current through the impedance Ri
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E The input impedance R/ is shown in Eq. (3).
R..
R.I
--E
Selecting the ratio R.3/Rc so that the denom-
inator of the equation above may be zero,
R;' becomes infinity. In the practical circuit,
it is difficult to attain R/ = 00. But the larger
input impedaece than that of the circuit shown
in Fig. 4 can be easily performed.
2.4 Circuit of cell
One h'llf of a cell (half cell) is compO'.ed of
a Cm element, a buffer amplifier, a delay
circiut and a signal detecting circuit. Fig. 7
shows the circuit of a memory cell for PAM
signal. The PAM signal exists between Voand
. VI (>Vo), and in the absence of PAM signal,
the input signal Va is VB' The signal detecting
circuit, of which the threshold value is put
between V. and Vo, applies the binary control
signal Cout and the output signal of the buffer
amplifier Sout to the succeeding half cell. The
control signal COUt takes V, or E depending on
whether PAM signal is memoried in the
capacitor C or not. At the same time, the
complement Rout of Sout is feed-backed to the
Fig.6 Equivalent circuit of improved buffer
amplifier.
Fig. 5 Improved buffer amplifier.
R" i1.3 I,
R., I"
.:::- 2E
t1" out
VI R.\ t mId
can not be yet neglected. Fig. 5 shows an im-
proved buffer amplifier, compens'lting the
current flowing through R i with the current
flowing through transistor T r3. T r4 is inserted
to compensate the voltage between the base
and the emitter in T r3 varied with the temp-
erature. Fig. 6 shows the equivalent circuit.
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Fig. 7 Circuit of memory cell for PAM signal.
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previous half cell as occupancy signal. Accor-
dingly, the occupancy signal takes V, or E
depending on whether PAM signal is memoried
in the half cell or not. Here each signal level
is set as above mentioned. When both R in and
Cin are E, the PAM signal at the input is
stored in the capacitor C. The delay circuit
ensures perfect memorying of the signal by
delaying the output of the occupancy signal.
A cell is composed of cascaded two half cells.
When both cells are empty and the occupancy
signal at the out put side is V" the PAM sign-
Sin Y ,,'- _
E
Cin Vs
cell at input side Sout VI
COUI -,-;V,,---+--+,
ROUI ~E_+--b
,-ol...-"":":--\-J,
cell at output side j:~:I _:.:..:----i':
COUI -,;V~,----t--t'
E
Fig. 8 Time chart of signal transmission.
al is stored in the capacitor at the input side.
At the same time the occupancy signal inhibits
to transfer PAM signal to the cell at the out-
put side. Becoming the occupancy signal E,
the memoried signal at the input side is shifted
to the cell at the out put side and the capacitor
at the input side is discharged. Fig. 8 shows
the time chart of the signal transfer. It is
found that the memory cell has the same logi-
cal function as binary memory cell in Fig. 1.
§ 3. A variable delay line for PAM signal.
A variable delay line for PAM sigml is co-
mposed of a cascaded chain of identical me-
mory cells as shown in Fig. 9. Write pulse is
given as the control signal Cin at input side
and read pulse R in at the out-put side sepera-
tely. The sequence of sample hold signal are
memoried or passed through, depending on
whether the succeeding cell is empty or not.
After reading of one sample hold signal, each
sample hold value memoried in each cell is
shifted toward the succeeding cell one by one.
Delay time of PAM signal at the output equals
to the time difference between write and read
input PAM
signal
write pulse
\
'occUpaney signal
Fig.9 Composition of delay line for PAM signal.
output PAM
signal
read pulse
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Fig. 10 Test circuit of half cell.
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pulses.
§ 4. Test results and
their discussion
4.1 Test circuit
Fig. 10 shows the circuit
of the half cell used for test.
In the transmission gate,
silicon transistors are adopt-
ed for decreasing the power
of the input PAM signal
and the control signals. As
a buffer amplifier, the em-
itter follower with high in-
put impedence:is used. A
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silicon diode is inserted to compensate the
level shift of PAM signal passing through the
transmission gate.
4.2 The characteristics of em eleJnent.
Fig. I I shows the out-put waveforms to the
various input PAM signals obtained in the
experiment. In Fig. 12 the relationships
I t J !
r , i Ii
r t\
,
IV r ..r I ,
I N~~\I I1
Fig. II Output waveforms to various PAM
signal.
Tcr (I!sl
difference of tcr and tC! is produced because of
asymmetry of the zero level. The delay line
containing the above-mentioned memory cells
will be able to utilize for dealing with PAM
signal in audio frequency.
4.3 Discussion of linearity.
One of the important character of the delay
line is that the cell has the satisfactory linearity
of the output to the input in the cell. Fig. 13
(a) and (b) show the output wave forms of the
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Fig. 13 Out-put waveforms.
(a) Waveform at short holding time.
(b) Waveform at the long holding time.
Fig. 12 Variation tcr and tC! to various input
levels of PAM signal.
(a) ter (b) te!
between tcr or tC! and input level are shown,
taking the capacitance of the memory capa-
citor C as a parameter. Both ter and te! increase
with the capacitance of the capacitor C. The
memory cell, the former is the wave-forms to
be measured at the near of the short limit of
the holding time and the latter is at the area
of the long holding time. The results of the
linearity test are shown in Fig. 14 (a) and (b).
In case of the short holding time, good linea-
rity with-in 3% is obtained. In case of the
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Output Voltage (Volt)
Output Voltage (Volt)
(a)
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long holding time, the linearity is lightly infe-
rior to the short holding time, because the
charge of the capacitor is discharged through
the input impedance of the buffer amplifier.
§ 5. Conclusion
In this paper, the composition, the principle
and the experimental results of the memory
cell in the delay line for PAM signal have been
described. From these results, the delay line
composed of the above-mentioned memory
cells shows our desired ability. Especially,
such a degree of the response will be sufficient
to realize an elastic memory unit for the PAM
signal at audio frequency. By the more impro-
vement of the linearity in the cell, more accu-
rate delay line may be achieved.
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Fig. 14 Linearity
(a) In case of holding time at lower limit.
(b) In case of long holding time.
